|
[1]D. H. Kin, S. Mukhopaddhyay, and S. K. Lim. Through-Silicon-Via Aware Interconnect Prediction and Optimization for 3D Stacked ICs. In Proc. Workshop on System Level Interconnect Prediction, 2009.
[2]C. T. Lin, D. M. Kwai, Y. F Chou, T S. Chen, and W. C Wu. CAD Reference Flow for 3D Via-Last Integrated Circuits. In Proc. Asia and South Pacific Design Automation Conference, pages 187-192, 2010.
[3]Anne-Marie Corley. Design Challenges Loom for 3-D Chips. In Proc. International Solid-State Circuits Conference, 2010
[4]J. Cong, G. Luo, J. Wei, and Y. Zhang. Thermal-Aware 3D IC Placement Via Transformation. In Proc. Asia and South Pacific Design Automation Conference, 2007.
[5]B. Goplen and S. Sapatnekar. Placement of 3D ICs with Thermal and Interlayer Via Considerations. In Proc. IEEE Int. Interconnect Technology Conference, 2007.
[6]A. B. Kahng. Classical floorplanning harmful, In Proc. International Symposium on Physical Design, pages 207-213, 2000.
[7]X. He, S. Dong, X. Hong, S. Goto. Integrated Interlayer Via Planning and Pin Assignment for 3D ICs. In Proc. International Workshop on System Level Interconnect Prediction, pages 99-104, 2009.
[8]X. He, S. Dong, et. al, Simultaneous Buffer and Interlayer Via Planning for 3D Floorplanning. In Proc. International Symposium on Quality Electronic Design, pages 740-745, 2009.
[9]J. Z. Yan, C. Chu. DeFer: deferred decision making enabled fixed-outline floorplanner. In Proc. Design Automation Conference, pages 161-166, 2008.
[10]G. Karypis and V. Kumar. Mutilevel K-way Hypergraph Partitioning. In Proc. Design Automation Conference, pages 343-348, 1999.
[11]T.-C. Chen, Y,-W. Chang, and S.-C. Lin. IMF: Interconnect-driven multilevel floorplanning for large-scale building-module designs. In Proc. International Conference on Computer Aided Design, pages 159-164, 2005.
[12]S. Chen and T. Yosihmura. A Stable Fixed-Outline Floorplanning Method. In Proc. International Symposium on Physical Design, pages 119-127, 2007.
[13]J. Cong, M. Romesis and J. R. Shinnerl. Fast Floorplanning by Look-Ahead Enabled Recursive Bipartitioning. In proc. Asia and South Pacific Design Automation Conference, pages 1119-1122, 2005.
[14]R. K. Ahuja, T. L. Magnanti, and J. B. Orlin. Network Flows: Theory, Algorithms, and Applications, Prentice Hall/Pearson, 2005.
[15]A. V. Goldberg. An efficient implememtation of a scaling minimum-cost flow algorithm. Journal of Algorithm, 22(1):1-29, 1997.
[16]L. E. Liu and C. Sechen. Multilayer pin assignment for macro cell circuits. In Proc. IEEE Trans. Computer-Aided Design, pages 1452-1461, 1999.
[17]X. Yao, M. Yamada, and C. L. Liu. A new approach to the pin assignment problem. In Proc. Design Automation Conference, pages 566-572, 1988.
[18]X. He, S. Dong. Pin Assignment for Wire Length Minimization after Floorplanning Phase. In Proc. International Conference on ASIC, pages 1294-1297, 2009.
[19]GSRC floorplan benchmarks. http://vlsicad.eecs.umich.edu/BK/GSRCbench/.
|