|
[1] H.-T. Ahn and D. J. Allstot, “A Low-Jitter 1.9 V CMOS PLL for UltraSPARC Microprocessor Applications,” IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 450-454, Mar. 2000. [2] J. G. Maneatis, J. Kim, I. McClatchie, J. Maxey, and M. Shankarads, “Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL,” IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1795–1803, Nov. 2003. [3] B. Majkusiak, “Gate Tunnel Current in an MOS Transistor,” IEEE Trans. Electron Devices, vol. 37, no. 4, pp. 1087-1092, Apr. 1990. [4] J. Pineda de Gyvez and H. P. Tuinhout, “Threshold Voltage Mismatch and Intra-Die Leakage Current in Digital CMOS Circuits,” IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 157-168, Jan. 2004. [5] C.-C. Hung and S.-I. Liu, “A Leakage-Compensated PLL in 65-nm CMOS Technology,” IEEE Trans. on Circuits and Systems II, Express Briefs, vol. 56, no. 7, pp. 525-529, Jul. 2009. [6] C.-C. Hung and S.-I. Liu, “A Leakage-Suppression Technique for Phase-Locked Systems in 65 nm CMOS Technology,” IEEE Int. Solid-State Circuits Conf., pp. 400-401, Feb. 2009. [7] Michel Combes, Karim Dioury, and Alain Greiner, “A Portable Clock Multiplier Generator Using Digital CMOS Standard Cells,” IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 958-965, Jul. 1996. [8] T.-Y. Hsu, B.-J. Shieh, and C.-Y. Lee, “An All-Digital Phase-Locked Loop(ADPLL)-Based Clock Recovery Circuit,” IEEE J. Solid-State Circuits, vol. 34, no. 8, pp. 1063-1073, Aug. 1999. [9] T. Olsson and P. Nilsson, “Fully Integrated Standard Cell Digital PLL,” IEEE Electron. Lett., vol. 37, no. 4, pp. 211-212, Feb. 2001. [10] T.-Y. Hsu, C.-C. Wang, and C.-Y. Lee, “Design and Analysis of a Portable High-Speed Clock Generator,” IEEE Trans. on Circuits and Systems II, vol. 48, no. 4, pp. 367-375, Jul. 2001. [11] C.-C. Chung and C.-Y. Lee, “An All-Digital Phase-Locked Loop for High-Speed Clock Generation,” IEEE J. Solid-State Circuits, vol. 38, no. 2, pp. 347-351, Feb. 2003. [12] T. Olsson and P. Nilsson, “A Digitally Controlled PLL for SoC Applications,” IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 751-760, May 2004. [13] P.-L. Chen, C.-C. Chung, and C.-Y. Lee, “A Portable Digitally Controlled Oscillator Using Novel Varactors,” IEEE Trans. on Circuits and Systems II, Express Briefs, vol. 52, no. 5, pp. 233-237, May 2005. [14] D. Sheng, C.-C. Chung, and C.-Y. Lee, “An All-Digital Phase-Locked Loop with High-Resolution for SoC Applications,” Proc. of Int’l Symp. on VLSI Design, Automation and Test, pp.1-4, Apr. 2006. [15] P.-L. Chen, C.-C. Chung, J.-N. Yang, and C.-Y. Lee, “A Clock Generator with Cascaded Dynamic Frequency Counting Loops for Wide Multiplication Range Applications,” IEEE J. of Solid-State Circuits, vol. 41, no. 6, pp. 1275-1285, 2006. [16] D. Sheng, C.-C. Chung, and C.-Y. Lee, “An Ultra-Low-Power and Portable Digitally Controlled Oscillator for SoC Applications,” IEEE Trans. on Circuits and Systems II, Express Briefs, vol. 54, no. 11, pp. 954-958, Nov. 2007. [17] H.-H. Chang, S.-M. Lee, C.-W. Chou, Y.-T. Chang, and Y.-L. Cheng “A 1.6-880MHz Synthesizable ADPLL in 0.13□m CMOS,” Proc. of Int’l Symp. on VLSI Design, Automation and Test, pp.9-12, Apr. 2008. [18] H.-J. Hsu and S.-Y. Huang, “A Low-Jitter ADPLL via a Suppressive Digital Filter and an Interpolation-Based Locking Scheme,” IEEE Trans. on VLSI Systems, vol. 17, no. 11, 2009. [19] S.-K. Lee, Y.-H. Seo, Y. Suh, H.-J. Park, and J.-Y. Sim, “A 1GHz ADPLL with a 1.25ps Minimum-Resolution Sub-Exponent TDC in 0.18□m CMOS,” IEEE Int. Solid-State Circuits Conf., pp. 482-483, Feb. 2010 [20] K.-H. Choi, J.-B. Shin, J.-Y. Sim, and H.-J. Park, “An Interpolating Digitally Controlled Oscillator for a Wide-Range All-Digital PLL,” IEEE Trans. on Circuits and Systems I, Regular Papers, vol. 56, no. 9, pp. 2055-2063, Sep. 2009.
|