|
[1] Y. Taito, et al., "A high density memory for SoC with a 143MHz SRAM interface using sense-synchronized-read/write," presented at the IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2003. [2] S. Jae-Yoon, et al., "A 1.8-V 128-Mb mobile DRAM with double boosting pump, hybrid current sense amplifier, and dual-referenced adjustment scheme for temperature sensor," IEEE Journal of Solid-State Circuits, vol. 38, pp. 631-640, 2003. [3] A. Valero, et al., "An hybrid eDRAM/SRAM macrocell to implement first-level data caches," presented at the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, 2009. [4] S. Tomishima, et al., "A 1.0-V 230-MHz Column Access Embedded DRAM for Portable MPEG Applications," IEEE Journal of Solid-State Circuits, vol. 36, pp. 1728-1737, 2001. [5] S. Tomishima, et al., "A 1.0 V 230 MHz column-access embedded DRAM macro for portable MPEG applications," in IEEE International Solid-State Circuits Conference, 2001, pp. 384-385, 469. [6] K. Itoh, VLSI Memory Chip Design: Springer, 2001. [7] K. Itoh, et al., Ultra-Low Voltage Nano-Scale Memories: Springer, 2007. [8] K. Zhang, Embedded Memories for Nano-Scale VLSIs: Springer, 2009. [9] A. Wang, et al., Subthreshold Design for Ultra Low-Power Systems: Springer-Verlag, 2007. [10] B. L. Anderson and R. L. Anderson, Fundamentals of Semiconductor Devices: McGraw-Hill, 2005. [11] H. Falk, "Prolog to: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits," Proceedings of the IEEE, vol. 91, pp. 303-304, 2003. [12] K. Roy, et al., "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," Proceedings of the IEEE, vol. 91, pp. 305-327, 2003. [13] S. Mukhopadhyay, et al., "Modeling and analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, pp. 1486-1495, 2006. [14] H. Takato, "Embedded DRAM Technologies," in Proceeding of the 30th EuropeanSolid-State Device Research Conference, 2000, pp. 13-18. [15] E. Gerritsen, et al., "Evolution of materials technology for stacked-capacitors in 65 nm embedded-DRAM," Solid-State Eletronics, vol. 14, pp. 1767-1775, 2005. [16] H. Ishiuchi, et al., "Embedded DRAM technologies," in International Electron Devices Meeting Technical Digest, 1997, pp. 33-36. [17] H. Takato, "Embedded DRAM Technologies," presented at the Proceeding of the 30th EuropeanSolid-State Device Research Conference, 2000. [18] K. Itoh, et al., "VLSI memory technology: Current status and future trends," presented at the Proceedings of the 25th European Solid-State Circuits Conference, 1999. [19] P. W. Diodato, "Embedded DRAM: more than just a memory," IEEE Communications Magazine, vol. 38, pp. 118-126, 2000. [20] D. Somasekhar, et al., "2GHz 2Mb 2T Gain-Cell Memory Macro with 128GB/s Bandwidth in a 65nm Logic Process," presented at the IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2008. [21] D. Somasekhar, et al., "2 GHz 2 Mb 2T Gain Cell Memory Macro With 128 GBytes/sec Bandwidth in a 65 nm Logic Process Technology," IEEE Journal of Solid-State Circuits, vol. 44, pp. 174-185, 2009. [22] W. K. Luk and R. H. Dennard, "2T1D memory cell with voltage gain," presented at the Symposium on VLSI Circuits Digest of Technical Papers, 2004. [23] C. Mu-Tien, et al., "A 65nm low power 2T1D embedded DRAM with leakage current reduction," presented at the IEEE International SOC Conference, 2007. [24] W. K. Luk, et al., "A 3-Transistor DRAM Cell with Gated Diode for Enhanced Speed and Retention Time," presented at the Symposium on VLSI Circuits Digest of Technical Papers, 2006. [25] L. Xiaoyao, et al., "Process Variation Tolerant 3T1D-Based Cache Architectures," presented at the IEEE/ACM International Symposium on Microarchitecture, 2007. [26] L. Xiaoyao, et al., "Replacing 6T SRAMs with 3T1D DRAMs in the L1 Data Cache to Combat Process Variability," IEEE Micro, vol. 28, pp. 60-68, 2008. [27] Y. Mori, et al., "New Method for Evaluating Electric Field at Junctions of DRAM Cell Transistors by Measuring Junction Leakage Current," IEEE Transactions on Electron Devices, vol. 56, pp. 252-259, 2009. [28] H. Tanaka, et al., "A Precise On-Chip Voltage Generator for a Gigascale DRAM with a Negative Word-Line Scheme," IEEE Journal of Solid-State Circuits, vol. 34, pp. 1084-1090, 1999. [29] Y. Tsukikawa, et al., "An efficient back-bias generator with hybrid pumping circuit for 1.5-V DRAMs," IEEE Journal of Solid-State Circuits, vol. 29, pp. 534-538, 1994. [30] M. Kyeong-Sik and C. Jin-Yong, "A fast pump-down VBB generator for sub-1.5-V DRAMs," IEEE Journal of Solid-State Circuits, vol. 36, pp. 1154-1157, 2001. [31] K. Sato, et al., "A 4-Mb pseudo SRAM operating at 2.6±1 V with 3μA data retention current," IEEE Journal of Solid-State Circuits, vol. 26, pp. 1556-1562, 1991. [32] H. Yamauchi, et al., "A circuit technology for a self-refresh 16 Mb DRAM with less than 0.5 μA/MB data-retention current," IEEE Journal of Solid-State Circuits, vol. 30, pp. 1174-1182, 1995. [33] W. Chua-Chin, et al., "A Temperature-Insensitive Self-Recharging Circuitry Used in DRAMs," IEEE Transactions on VLSI Systems, vol. 13, pp. 405-408, 2005. [34] T. Tung-Han, et al., "Power-Saving Nano-scale DRAMs with an Adaptive Refreshing Clock Generator," presented at the IEEE International Symposium on Circuits and Systems, 2008. [35] Y. Kagenishi, et al., "Low power self refresh mode DRAM with temperature detecting circuit," presented at the Symposium on VLSI Circuits Digest of Technical Papers, 1993. [36] K. Sohn, et al., "An autonomous SRAM with on-chip sensors in an 80-nm double stacked cell technology," IEEE Journal of Solid-State Circuits, vol. 41, pp. 823-830, 2006. [37] K. Jung Pill, et al., "A low-power 256-Mb SDRAM with an on-chip thermometer and biased reference line sensing scheme," IEEE Journal of Solid-State Circuits, vol. 38, pp. 329-337, 2003. [38] A. Bakker and J. H. Huijsing, "Micropower CMOS temperature sensor with digital output," IEEE Journal of Solid-State Circuits, vol. 31, pp. 933-937, 1996. [39] M. A. P. Pertijs, et al., "A high-accuracy temperature sensor with second-order curvature correction and digital bus interface," presented at the IEEE International Symposium on Circuits and Systems, 2001. [40] M. A. P. Pertijs, et al., "A CMOS smart temperature sensor with a 3σ inaccuracy of ±0.1°C from -55°C to 125°C," IEEE Journal of Solid-State Circuits, vol. 40, pp. 2805-2815, 2005. [41] M. A. P. Pertijs, et al., "A CMOS smart temperature sensor with a 3σ inaccuracy of ±0.5°C from -50°C to 120°C," IEEE Journal of Solid-State Circuits, vol. 40, pp. 454-461, 2005. [42] C. Qikai, et al., "A CMOS thermal sensor and its applications in temperature adaptive design," presented at the IEEE International Symposium on Quality Electronic Design, 2006. [43] M. Hashimoto and R. Baumann, "Investigation of cell leakage and data retention in eDRAM," presented at the Proceedings of the 26th European Solid-State Circuits Conference, 2000. [44] K. Joohee and M. C. Papaefthymiou, "Block-based multiperiod dynamic memory design for low data-retention power," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, pp. 1006-1018, 2003. [45] K. Tae-Hyoung, et al., "Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 15, pp. 821-829, 2007. [46] B. Razavi, Design of Analog CMOS Integrated Circuits McGraw-Hill Science, 2001. [47] K. Takeuchi, et al., "Understanding Random Threshold Voltage Fluctuation by Comparing Multiple Fabs and Technologies," presented at the IEEE International Electron Devices Meeting, 2007. [48] B. Wicht, et al., "Yield and speed optimization of a latch-type voltage sense amplifier," IEEE Journal of Solid-State Circuits, vol. 39, pp. 1148-1158, 2004. [49] A. Nikoozadeh and B. Murmann, "An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 53, pp. 1398-1402, 2006. [50] M. C. T. Chao, et al., "Fault models for embedded-DRAM macros," presented at the 46th ACM/IEEE Design Automation Conference, 2009. [51] M. Aoki, et al., "A 60-ns 16-Mbit CMOS DRAM with a transposed data-line structure," IEEE Journal of Solid-State Circuits, vol. 23, pp. 1113-1119, 1988. [52] C. M. Chang, et al., "Testing Methodology of Embedded DRAMs," presented at the IEEE International Test Conference, 2008. [53] Y. Nakagome, "Voltage regulator design for low voltage DRAMs," presented at the Symposium on VLSI Circuits, Memory Design Short Course, 1998. [54] N. C. C. Lu and H. H. Chao, "Half-VDD bit-line sensing scheme in CMOS DRAMs," IEEE Journal of Solid-State Circuits, vol. 19, pp. 451-454, 1984. [55] S. H. Dhang, et al., "High-speed sensing scheme for CMOS DRAMs," IEEE Journal of Solid-State Circuits, vol. 23, pp. 34-40, 1988. [56] S. Romanovsky, et al., "A 500MHz Random-Access Embedded 1Mb DRAM Macro in Bulk CMOS," presented at the IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2008. [57] J. Barth, et al., "A 300 MHz multi-banked eDRAM macro featuring GND sense, bit-line twisting and direct reference cell write," in IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2002, pp. 156-157 vol.1. [58] H. Pilo, et al., "A 5.6 ns random cycle 144 Mb DRAM with 1.4 Gb/s/pin and DDR3-SRAM interface," presented at the IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2003. [59] H. Pilo, et al., "A 5.6-ns random cycle 144-Mb DRAM with 1.4 Gb/s/pin and DDR3-SRAM interface," IEEE Journal of Solid-State Circuits, vol. 38, pp. 1974-1980, 2003. [60] J. Barth, et al., "A 500MHz multi-banked compilable DRAM macro with direct write and programmable pipelining," presented at the IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2004. [61] J. E. Barth, Jr., et al., "A 500-MHz Multi-Banked Compilable DRAM Macro with Direct Write and Programmable Pipelining," IEEE Journal of Solid-State Circuits, vol. 40, pp. 213-222, 2005. [62] J. Barth, et al., "A 500MHz Random Cycle 1.5ns-Latency, SOI Embedded DRAM Macro Featuring a 3T Micro Sense Amplifier," presented at the IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2007. [63] J. Barth, et al., "A 500 MHz Random Cycle, 1.5 ns Latency, SOI Embedded DRAM Macro Featuring a Three-Transistor Micro Sense Amplifier," IEEE Journal of Solid-State Circuits, vol. 43, pp. 86-95, 2008. [64] Y. Idei, et al., "Dual-period self-refresh scheme for low-power DRAM's with on-chip PROM mode register," IEEE Journal of Solid-State Circuits, vol. 33, pp. 253-259, 1998.
|