|
[1] M. Chun-Chia Chen, “Design Methodology and Simulation Framework for Variation-Aware Cell-based Tunable Circuits,” 2008. [2] P. Ying-Yen Chen, “Delay Fault Diagnosis Techniques Targeting on Both Spot Delay Defects and Systematic Process Variations,” 2009. [3] M. Chung-Yen Chien, “A Post-Silicon Voltage-tuning Algorithm for Increasing Performance Yield under Power Constraints,” 2009. [4] M. Choi and L. Milor, “Impact on circuit performance of deterministic within-die variation in nanoscale semiconductor manufacturing,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 7, pp. 1350–1367, 2006. [5] M. Eisele, J. Berthold, D. Schmitt-Landsiedel, and R. Mahnkopf, “The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, no. 4, pp. 360–368, 1997. [6] K. Bowman, S. Duvall, and J. Meindl, “Impact of die-to die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration,” IEEE Journal of Solid-State Circuits, vol. 37, no. 2, pp. 183–190, 2002. [7] S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, “Parameter variations and impact on circuits and microarchitecture,” ACM/IEEE Design Automation Conference, pp. 338–342, 2003. [8] K. Usami and M. Horowitz, “Clustered voltage scaling technique for low-power design,” Proceedings of the 1995 international symposium on Low power design, pp. 3–8, 1995. [9] K. Usami, M. Igarashi, F. Minami, T. Ishikawa, M. Kanzawa, M. Ichida, and K. Nogami, “Automated low-power technique exploiting multiple supply voltagesapplied to a media processor,” IEEE Journal of Solid-State Circuits, vol. 33, no. 3, pp. 463–472, 1998. [10] D. Lackey, P. Zuchowski, T. Bednar, D. Stout, S. Gould, J. Cohn, I. Div, and V. Essex Junction, “Managing power and performance for system-on-chip designs using Voltage Islands,” IEEE/ACM International Conference on Computer Aided Design, pp. 195–202, 2002. [11] J. Carballo, J. Burns, S. Yoo, I. Vo, and V. Norman, “A semi-custom voltage-island technique and its application to high-speed serial links,” Proceedings of the international symposium on Low power electronics and design, pp. 60–65, 2003. [12] J. Hu, Y. Shin, N. Dhanwada, and R. Marculescu, “Architecting Voltage Islands in Core-Based System-on-a-Chip Designs,” Proceedings of the International Symposium on Low Power Electronics and Design, pp. 180–185, 2004. [13] H. Wu, I. Liu, M. Wong, and Y. Wang, “Post-placement voltage island generation under performance requirement,” IEEE/ACM International Conference on Computer-Aided Design, pp. 309–316, 2005. [14] H. Wu, M. Wona, and I. Liu, “Timing-constrained and voltage-island-aware voltage assignment,” ACM/IEEE Design Automation Conference, pp. 429–432, 2006. [15] B. Liu, Y. Cai, Q. Zhou, and X. Hong, “Power driven placement with layout aware supply voltage assignment for voltage island generation in dual Vdd designs,” Asia and South Pacific Conference on Design Automation, p. 6, 2006. [16] L. Guo, Y. Cai, Q. Zhou, and X. Hong, “Logic and Layout Aware Voltage Island Generation for Low Power Design,” Asia and South Pacific Conference on Design Automation, pp. 666–671, 2007 [17] A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, and R. Panda, “Statistical delay computation considering spatial correlations,” pp. 271–276, 2003.
|