|
[1]. I. U. Abhulimen, A. Kamto, Y. Liu, S. L. Burkett, and L. Schaper, “Fabrication and Testing of Through-Silicon Vias Used in Three-Dimensional Integration,” Journal of Vacuum Science & Technology B, vol. 26, issue 6, pp. 1834-1840, Nov. 2008.
[2]. K. Arabi, H. Ihs, C. Dufaza and B. Kaminska, “Digital Oscillation-Test Method for Delay and Stuck-at Fault Testing of Digital Circuits,” in Proc. of International Test Conference, pp. 91-100, 1998.
[3]. A. Bassi, A. Veggetti, L. Croce, and A. Bogliolo, “Measuring the Effects of Process Variations on Circuit Performance by Means of Digitally Controllable Ring Oscillators,” in Proc. of Microelectronic Test Structures, pp. 214-217, March 2003.
[4]. P. Y. Chen, C. W. Wu, and D. M. Kwai, “On-Chip TSV Testing for 3D IC Before Bonding Using Sense Amplification,” in Proc. of IEEE Asian Test Symposium, pp. 450-455, Nov. 2009.
[5]. F. Dartu, N. Menezes, J. Qian, and L. T. Pillage, “A Gate-Delay Model for High-Speed CMOS Circuits,” in Proc. of 31st Conference on Design Automation, pp. 576-580, 1994.
[6]. B. P. Das, B Amrutur, H.S. Jamadagni, N.V. Arvind, and V. Visvanathan, “Within-Die Gate Delay Variability Measurement Using Re-Configurable Ring Oscillator,” in Proc. of IEEE Custom Integrated Circuits Conference (CICC), pp.133-136, Sep. 2008.
[7]. L. S. Dutta and T. Hillmann-Ruge, “Application of Ring Oscillators to Characterize Transmission lines in VLSI Circuits,” IEEE Trans. on Components, Packaging, Manufacturing Technology, vol. 18, no. 4, pp. 651–657, Nov. 1995.
[8]. A. B. Kahng and S. Muddu, “Efficient Gate Delay Modeling for Large Interconnect Loads,” in proc. of IEEE Multi-Chip Module Conference (MCMC), pp. 202-207, 1996.
[9]. D. Khalil, Y. Ismail, M. Khellah, T. Karnik, and V. De, “Analytical Model for the Propagation Delay of Through Silicon Vias,” in Proc. of International Symposium on Quality Electronic Design (ISQED), pp. 553-556, 2008.
[10]. K. S.-M. Li, C. L. Lee, C. Su, and J. E. Chen, “Oscillation Ring Based Interconnect Test Scheme for SoC,” in Proc. of IEEE Asia South Pacific Design Automation Conference (ASP-DAC), pp. 184–187, 2005.
[11]. I. Loi, S. Mitra, T. H. Lee, S. Fujita, and L. Benini. “A Low-Overhead Fault Tolerance Scheme for TSV-Based 3D Network on Chip Links,” in Proc. of International Conference on Computer-Aided Design, pp. 598–602, Nov. 2008.
[12]. J.-Q. Lu, K. Rose, and S. Vitkavage, “3D Integration: Why, What, Who, When?” Future Fab International (http://www.future-fab.com/), pp. 25-27, July 2007.
[13]. E. J. Marinissen and Y. Zorian, “Testing 3D Chips Containing Through-Silicon Vias,” in Proc. of International Test Conference, pp.1-11, 2009.
[14]. P. R. O’Brien and T. L. Savarino, “Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation,” in Proc. of Design Automation Conference, pp. 512–515, Nov. 1989.
[15]. I. Savidis and E. G. Friedman, “Closed-Form Expressions of 3-D Via Resistance Inductance, and Capacitance,” IEEE Transactions on electron devices, vol. 56, No.9, Sep. 2009
[16]. S. Spiesshoefer, Z. Rahman, G. Vangara, S. Polamreddy, S. Burkett, and L. Schaper, “Process Integration for Through-Silicon Vias,” Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, vol. 3, issue 4, pp. 824-829, 2005.
[17]. C. C. Su, Y. T. Chen, M. J. Huang, G. N. Chen, and C. L. Lee, “All Digital Built-In Delay and Crosstalk Measurement for On-Chip Buses,” in Proc. of Design, Automation & Test in Europe Conference and Exhibition (DATE), pp. 527-531, March 2000.
[18]. W. C. Wu, C. L. Lee, M. S. Wu, J. E. Chen, and M. Abadir, “Oscillation Ring Delay Test for High Performance Microprocessor,” Journal of Electronic Testing: Theory and Applications (JETTA), vol. 16, no. 1-2, pp. 147-155, 2000.
[19]. H. Yan and A. D. Singh, “A Delay Test to Differentiate Resistive Interconnect Faults from Weak Transistor Defects,” in Proc. of 18th International Conference on VLSI Design, pp. 47-52, Jan. 2005.
[20]. B. Zhou and A. Khouas, “Measurement of Delay Mismatch Due to Process Variations by Means of Modified Ring Oscillators,” in Proc. of IEEE International Symposium on Circuits and Systems (ISCAS), vol. 5, pp. 5246-5249, May 2005.
[21]. N. H. E. Weste, D. Harris, “CMOS VLSI Design A Circuits and Systems Perspective Third Edition”, Addison Wesley, 2004.
[22]. TSMC 0.18μm Process 1.8-Volt SAGE-XTM Standard Cell Library Databook.
|