|
[1] International Technology Roadmap for Semiconductors, 2003, Semiconductor Industry Association. [Online]. Available: http://www.itrs.net/Links/2003ITRS/Home2003.htm
[2] International Technology Roadmap for Semiconductors, 2005, Semiconductor Industry Association. [Online]. Available: http://www.itrs.net/Links/2005ITRS/ExecSum2005.pdf
[3] B. Victor,“Bus encoding to prevent crosstalk delay,”M. S. Thesis, University of California, Berkeley, CA, USA, 2001.
[4] P. P. Sotiriadis,“Interconnect modeling and optimization in deep submicron technologies,”Ph.D. Dissertation, Massachusetts Institute of Technology, Cambridge, MA, USA, 2002.
[5] S. R. Sridhara,“Communication inspired design of on-chip buses,”Ph.D. Dissertation, University of Illinois, Urbana, IL, USA, 2006.
[6] J. D. Z. Ma and L. He,“Formulae and applications of interconnect estimation considering shield insertion and net ordering,”in Proceedings IEEE/ACM International Conference on Computer-Aided Design (ICCAD'01), San Jose, CA, USA, November 4-8, 2001, pp. 327-332.
[7] B. Victor and K. Keutzer,“Bus encoding to prevent crosstalk delay,”in Proceedings IEEE/ACM International Conference on Computer-Aided Design (ICCAD'01), San Jose, CA, USA, November 4-8, 2001, pp. 57-63.
[8] C. Duan, A. Tirumala, and S. P. Khatri,“Analysis and avoidance of cross-talk in on-chip buses,”in Proceedings IEEE Annual Symposium on High Performance Interconnects (HOTI'01), Stanford, CA, USA, August 22-24, 2001, pp. 133-138.
[9] C. Duan and S. P. Khatri,“Exploiting crosstalk to speed up on-chip buses,”in Proceedings Conference and Exhibition on Design, Automation, and Test in Europe (DATE'04), Paris, France, February 16-20, 2004, vol. 2, pp. 778-783.
[10] M. Mutyam,“Preventing crosstalk delay using Fibonacci representation,”in Proceedings International Conference on VLSI Design (VLSID'04), Mumbai, India, January 5-9, 2004, pp. 685-688.
[11] S. R. Sridhara, A. Ahmed, and N. R. Shanbhag,“Area and energy-efficient crosstalk avoidance codes for on-chip buses,”in Proceedings IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'04), San Jose, CA, USA, October 11-13, 2004, pp. 12-17.
[12] S. R. Sridhara and N. R. Shanbhag,“Coding for system-on-chip networks: a unified framework,”IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, pp. 655-667, June 2005.
[13] C. Duan, K. Gulati, and S. P. Khatri,“Memory-based crosstalk canceling CODECs for on-chip buses,”in Proceedings IEEE International Symposium on Circuits and Systems (ISCAS'06), Island of Kos, Greece, May 21-24, 2006, pp. 1119-1122.
[14] S. R. Sridhara and N. R. Shanbhag,“Coding for reliable on-chip buses: a class of fundamental bounds and practical codes,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, pp. 977-982, May 2007.
[15] C. Duan, C. Zhu, and S. P. Khatri,“Forbidden transition free crosstalk avoidance CODEC design,”in Proceedings 45th Annual Design Automation Conference (DAC'08), Anaheim, CA, USA, June 8-13, 2008, pp. 986-991.
[16] X.Wu, Z. Yan, and Y. Xie,“Two-dimensional crosstalk avoidance codes,”in Proceedings IEEE Workshop on Signal Processing Systems (SiPS'08), Washington, D. C., USA, October 8-10, 2008, pp. 106-111.
[17] C. Duan, V. H. C. Calle, and S. P. Khatri,“Efficient on-chip crosstalk avoidance CODEC design,”IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, pp. 551-560, April 2009.
[18] X. Wu and Z. Yan,“Efficient CODEC designs for crosstalk avoidance codes based on numeral systems,”IEEE Transactions on Very Large Scale Integration (VLSI) Systems, to appear.
[19] W.-A. Kuo, Y.-L. Chiang, T.-T. Hwang, and A. C.-H. Wu,“Performance-driven crosstalk elimination at postcompiler level—the case of low-crosstalk op-code assignment,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, pp. 564-573, March 2007.
[20] W.-W. Hsieh, P.-Y. Chen, C.-Y. Wang, and T.-T. Hwang,“A bus-encoding scheme for crosstalk elimination in high-performance processor design,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, pp. 2222-2227, December 2007.
[21] B. E. Moision, A. Orlitsky, and P. H. Siegel,“On codes that avoid specified differences,”IEEE Transactions on Information Theory, vol. 47, pp. 433-442, January 2001.
[22] L. L. Peterson and B. S. Davie, Computer Networks: A Systems Approach, 4th edition, San Francisco, CA: Morgan Kaufmann Publishers, 2007.
[23] S. Halevy, J. Chen, R. M. Roth, P. H. Siegel, and J. K. Wolf,“Improved bit-stuffing bounds on two-dimensional constraints,”IEEE Transactions on Information Theory, vol. 50, pp. 824-838, May 2004.
[24] C. E. Shannon,“A mathematical theory of communication,”Bell System Technical Journal , vol. 27, pp. 379-423 (Part I), 623-656 (Part II), July, October 1948.
[25] T. M. Cover and J. A. Thomas, Elements of Information Theory, New York, NY: John Wiley & Sons, 1991.
[26] R. A. Horn and C. R. Johnson, Matrix Analysis, Cambridge, UK: Cambridge University Press, 1985.
[27] S. I. Resnick, Adventures in Stochastic Processes, Boston, MA: Birkha¨user, 1992.
[28] R. J. Fletcher,“Integrated circuit having outputs configured for reduced state changes,”U.S. Patent 4,667,337, May 1987.
[29] M. R. Stan and W. P. Burleson,“Bus-invert coding for low-power I/O,”IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3, pp. 49-58, March 1995.
[30] R.-B. Lin and C.-M. Tsai,“Theoretical analysis of bus-invert coding,”IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, pp. 929-935, December 2002.
[31] T. M. Apostol, Mathematical Analysis, 2nd Edition, Addison-Wesley Publishing Company, 1974.
[32] M. Fekete,“Uber die Verteilung der Wurzeln bei gewissen algebraischen Gleichungen mit. ganzzahligen Koeffizienten,”Mathematische Zeitschrift, vol. 17, pp. 228-249, 1923.
|